Filing Date: September 29, 2003

Title: REGULATED SLEEP TRANSISTOR APPARATUS, METHOD, AND SYSTEM

Assignee: Intel Corporation

IN THE CLAIMS

Please amend the claims as follows:

- 1. (Currently Amended) An apparatus comprising:
 - a power supply node;
 - a load circuit;
 - a transistor coupled between the power supply node and the load circuit; and
- a control circuit to utilize the transistor as a regulator or a sleep transistor, wherein the control circuit is coupled to provide either a first signal to influence operation of the transistor as a sleep transistor or a second signal to influence operation of the transistor as a regulator, wherein the control circuit comprises a first control loop having an error amplifier, and a second control loop having a higher bandwidth that the first control loop, and wherein the second control loop is adapted to sense a voltage between the transistor and the load circuit using a source of a second transistor.

Claims 2-6. (Canceled)

- 7. (Original) The apparatus of claim 1 further comprising:
 - a second power supply node; and
 - a second transistor coupled between the load circuit and the second power supply node;
- wherein the control circuit is adapted to utilize the second transistor as a regulator or a sleep transistor.
- 8. (Original) The apparatus of claim 1 wherein the load circuit comprises a memory circuit.
- 9. (Original) The apparatus of claim 1 wherein the load circuit comprises a cache memory circuit.
- 10. (Currently Amended) A circuit comprising:

Page 2 Dkt: 80107.040US1 (INTEL) Serial Number: 10/673,822

Filing Date: September 29, 2003

Title: REGULATED SLEEP TRANSISTOR APPARATUS, METHOD, AND SYSTEM

Assignee: Intel Corporation

a sleep transistor coupled between a power supply node and a load circuit, wherein the sleep transistor is coupled to provide power supply regulation;

an error amplifier coupled to the sleep transistor; and

a multiplexer coupled between the error amplifier and the sleep transistor, wherein the multiplexer is adapted to conditionally turn off the sleep transistor[[.]];

a first control loop that includes the error amplifier; and

a second control loop including a sensing transistor coupled to sense a voltage variation using a source terminal.

Claims 11-15. (Canceled)

- 16. (Currently Amended) The circuit of claim [[15]] <u>10</u> further comprising a bias transistor coupled between the sensing transistor and a second power supply node.
- 17. (Original) The circuit of claim 16 further comprising a voltage divider coupled between the power supply node and a node formed at a junction between the sensing transistor and bias transistor, the voltage divider to influence operation of the sleep transistor.
- 18. (Original) The circuit of claim 10 wherein the load circuit comprises a memory circuit.
- 19. (Original) The circuit of claim 10 wherein the load circuit comprises a cache memory circuit.
- 20. (Original) The circuit of claim 10 wherein the load circuit is in a first integrated circuit die, and the sleep transistor is in a second integrated circuit die.
- 21. (Original) The circuit of claim 20 wherein the first integrated circuit die is mounted on top of the second integrated circuit die.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 10/673,822

Filing Date: September 29, 2003

Title: REGULATED SLEEP TRANSISTOR APPARATUS, METHOD, AND SYSTEM

Assignee: Intel Corporation

22. (Currently Amended) A method comprising performing power supply regulation using a sleep transistor and sensing a voltage and influencing operation of the sleep transistor with an amplifier in a first control loop, and sensing the voltage with a transistor source terminal and influencing operation of the sleep transistor in a second control loop.

Page 4

Dkt: 80107.040US1 (INTEL)

- 23. (Original) The method of claim 22 further comprising turning off the sleep transistor.
- 24. (Canceled)
- 25. (Canceled)
- 26. (Currently Amended) An electronic system comprising:

a first integrated circuit including a sleep transistor coupled between a power supply node and a load circuit, and an error amplifier coupled to the sleep transistor, the sleep transistor to provide power supply regulation, the first integrated further including a first control loop having the error amplifier, and a second control loop including a sensing transistor coupled to sense a voltage variation on the load circuit using a source terminal; and

- a static random access memory device coupled to the first integrated circuit.
- 27. (Canceled)
- 28. (Currently Amended) The electronic system of claim [[27]] <u>26</u> wherein the first integrated circuit further includes a multiplexer coupled between the error amplifier and the sleep transistor, wherein the multiplexer is adapted to conditionally turn off the sleep transistor.
- 29. (Original) The electronic system of claim 26 wherein the first integrated circuit further includes a control circuit to conditionally turn off the sleep transistor.
- 30. (Canceled)

Title: REGULATED SLEEP TRANSISTOR APPARATUS, METHOD, AND SYSTEM

Assignee: Intel Corporation

31. (New) The method of claim 22 wherein performing power supply regulation comprises performing power supply regulation to a memory circuit.

- 32. (New) An apparatus comprising:
- a transistor operable to be coupled between a power supply node and a load circuit; and a control circuit to operate the transistor as a sleep transistor or a regulator, the control circuit comprising a first control loop having an error amplifier and a second control loop having a sensing transistor with a source terminal coupled to sense a voltage on the load circuit.
- 33. (New) The apparatus of claim 32 further comprising a bias transistor coupled between the sensing transistor and a second power supply node.
- 34. (New) The apparatus of claim 33 further comprising a voltage divider coupled between the power supply node and a node formed at a junction between the sensing transistor and bias transistor, the voltage divider to influence operation of the sleep transistor.
- 35. (New) The apparatus of claim 32 further comprising:
 a first integrated circuit die that includes the transistor and the control circuit; and
 a second integrated circuit die that includes the load circuit.
- 36. (New) The apparatus of claim 35 wherein the first and second integrated circuit dice are situated one on top of the other.
- 37. (New) The apparatus of claim 35 wherein the load circuit comprises a memory circuit.
- 38. (New) The apparatus of claim 35 wherein the load circuit comprises a cache memory circuit.

Serial Number: 10/673,822

Filing Date: September 29, 2003
Title: REGULATED SLEEP TRANSISTOR APPARATUS, METHOD, AND SYSTEM

Assignee: Intel Corporation

39. (New) The apparatus of claim 32 further comprising a second transistor operable to be coupled between the load circuit and a second power supply node, wherein the control circuit is adapted to utilize the second transistor as a regulator or a sleep transistor.